Correct descriptions for software component functions become a strong requirement in developing critical software especially on the area of real-time applications. In this paper, we introduce both formalization of software design using patterns and verification methods in order for the components to increase their understandability. In particular, the paper investigates into a means of formal description techniques based on VDM++ for the software components, and provides adequacy proof steps for a given functional descriptions.