기관회원 [로그인]
소속기관에서 받은 아이디, 비밀번호를 입력해 주세요.
개인회원 [로그인]

비회원 구매시 입력하신 핸드폰번호를 입력해 주세요.
본인 인증 후 구매내역을 확인하실 수 있습니다.

회원가입
서지반출
Cr을 첨가한 ZnO의 결함과 입계 특성
[STEP1]서지반출 형식 선택
파일형식
@
서지도구
SNS
기타
[STEP2]서지반출 정보 선택
  • 제목
  • URL
돌아가기
확인
취소
  • Cr을 첨가한 ZnO의 결함과 입계 특성
저자명
홍연우,신효순,여동훈,김종희,김진호,Hong. Youn-Woo,Shin. Hyo-Soon,Yeo. Dong-Hun,Kim. Jong-Hee,Kim. Jin-Ho
간행물명
전기전자재료학회논문지
권/호정보
2009년|22권 11호|pp.949-955 (7 pages)
발행정보
한국전기전자재료학회
파일정보
정기간행물|
PDF텍스트
주제분야
기타
이 논문은 한국과학기술정보연구원과 논문 연계를 통해 무료로 제공되는 원문입니다.
서지반출

기타언어초록

In this study, we investigated the effects of Cr dopant (1.0 at% $Cr_2O_3$ sintered at $1000^{circ}C$ for 1 h in air) on the bulk trap (i.e. defect) and interface state levels of ZnO using dielectric functions ($Z^*$, $M^*$, $Y^*$, $varepsilon^*$, and $tan{delta}$), admittance spectroscopy (AS), and impedance-modulus spectroscopy (IS & MS). For the identification of the bulk trap levels, we examine the zero-biased admittance spectroscopy and dielectric functions as a function of frequency and temperature. Impedance and electric modulus spectroscopy is a powerful technique to characterize grain boundaries of electronic ceramic materials as well. As a result, three kinds of bulk defect trap levels were found below the conduction band edge of ZnO in 1.0 at% Cr-doped ZnO (Cr-ZnO) as 0.11 eV, 0.21 eV, and 0.31 eV. The overlapped defect levels ($Zn^{..}_i$ and $V^{cdot}_0$) in admittance spectra were successfully separated by the combination of dielectric function such as $M^*$, $varepsilon^*$, and $tan{delta}$. In Cr-ZnO, the interfacial state level was about 1.17 eV by IS and MS. Also we measured the resistance ($R_{gb}$) and capacitance ($C_{gb}$) of grain boundaries with temperature using impedance-modulus spectroscopy. It have discussed about the stability and homogeneity of grain boundaries using distribution parameter ($alpha$) simulated with the Z"-logf plots with temperature.