기관회원 [로그인]
소속기관에서 받은 아이디, 비밀번호를 입력해 주세요.
개인회원 [로그인]

비회원 구매시 입력하신 핸드폰번호를 입력해 주세요.
본인 인증 후 구매내역을 확인하실 수 있습니다.

회원가입
서지반출
Analysis of Silicon via Hole Drilling for Wafer Level Chip Stacking by UV Laser
[STEP1]서지반출 형식 선택
파일형식
@
서지도구
SNS
기타
[STEP2]서지반출 정보 선택
  • 제목
  • URL
돌아가기
확인
취소
  • Analysis of Silicon via Hole Drilling for Wafer Level Chip Stacking by UV Laser
  • Analysis of Silicon via Hole Drilling for Wafer Level Chip Stacking by UV Laser
저자명
Lee. Young-Hyun,Choi. Kyung-Jin
간행물명
International journal of precision engineering and manufacturing
권/호정보
2010년|11권 4호|pp.501-507 (7 pages)
발행정보
한국정밀공학회
파일정보
정기간행물|ENG|
PDF텍스트
주제분야
기타
이 논문은 한국과학기술정보연구원과 논문 연계를 통해 무료로 제공되는 원문입니다.
서지반출

기타언어초록

For stacking wafers/dies, through-silicon-vias (TSVs) need to be created for electrical connection of each wafer/die, which enables better electrical characteristics and less footprints. And for via hole processing, chemical methods such as DRIE (Deep Reactive Ion Etching) are mostly used. These methods suffer the problems of slow processing speed, being environment-unfriendly and damage on the existing electric circuits due to high process temperature. Furthermore, masks are also needed. To find an alternative to the methods, researches on the laser drilling of via holes on silicon wafer are being conducted. This paper investigates the silicon via hole drilling process using laser beam. The percussion drilling method is used for this investigation. It is also examined how the laser parameters- laser power, pulse frequency, the number of laser pulses and the diameter of laser beam- have an influence on the drilling depth, the hole diameter and the quality of via holes. From these results, laser drilling process is optimized. The via hole made by UV laser on the crystal silicon wafer is $100{mu}m$ deep, has the diameter of $27.2{mu}m$ on the top, $12.9{mu}m$ at the bottom. These diameters deviate from the target values by $2.8{mu}m$ and $0.4{mu}m$ respectively. These values correspond to the deviation from the target taper angle of the via hole by less than $1^{circ}$. The processing speed of the laser via hole drilling is 114mm/sec, therefore, etching process can be replaced by this method, if the number of via holes on a wafer is smaller than 470,588. The ablation threshold fluence of silicon is also determined by a FEM model and is verified by experiment.