- 삼중 버퍼링 방법을 이용한 실시간 소나 신호 디스플레이를 위한 FPGA 임베디드 시스템의 구현
- ㆍ 저자명
- 김동진,박영석,Kim. Dong-Jin,Park. Young-Seak
- ㆍ 간행물명
- 대한임베디드공학회논문지
- ㆍ 권/호정보
- 2014년|9권 3호|pp.173-182 (10 pages)
- ㆍ 발행정보
- 대한임베디드공학회
- ㆍ 파일정보
- 정기간행물| PDF텍스트
- ㆍ 주제분야
- 기타
The CRT monitor display system for SONAR signal that are commonly used in ships or naval vessels uses vector scanning method. Therefore the processing circuits of the system are complex. Also the purchase of parts is difficult as well as high-cost because the production had been shut down. FPGA-based embedded system is flexible to various digital applications because it can be able to simplify processing circuits and to make a easy customized design for end user, and it provides low-cost high-speed performance. In this paper, we describe an implementation of FPGA embedded system for real-time SONAR signal display using the triple buffering method to overcome some weakness of existing CRT system. Our system provides real-time acquisition and display capability of SONAR signal, and removes afterimage effect that is a critical problem of the system proposed in the preceding study.