기관회원 [로그인]
소속기관에서 받은 아이디, 비밀번호를 입력해 주세요.
개인회원 [로그인]

비회원 구매시 입력하신 핸드폰번호를 입력해 주세요.
본인 인증 후 구매내역을 확인하실 수 있습니다.

회원가입
서지반출
Parallel PCS Interconnection Current Surge Elimination Technique Using a Coupled Inductor
[STEP1]서지반출 형식 선택
파일형식
@
서지도구
SNS
기타
[STEP2]서지반출 정보 선택
  • 제목
  • URL
돌아가기
확인
취소
  • Parallel PCS Interconnection Current Surge Elimination Technique Using a Coupled Inductor
  • Parallel PCS Interconnection Current Surge Elimination Technique Using a Coupled Inductor
저자명
Choe. Jung-Muk,Byen. Byeng-Joo,Choe. Gyu-Ha
간행물명
Journal of power electronics : JPE
권/호정보
2014년|14권 5호|pp.827-833 (7 pages)
발행정보
전력전자학회
파일정보
정기간행물|ENG|
PDF텍스트
주제분야
기타
이 논문은 한국과학기술정보연구원과 논문 연계를 통해 무료로 제공되는 원문입니다.
서지반출

기타언어초록

This study proposes a coupled inductor method for the parallel operation of a power conditioning system (PCS). When primary and secondary currents flow in the same direction in a coupled inductor, total flux and inductance are cancelled; when currents flow in opposite directions, each flux becomes an individual inductor. These characteristics are applied in the parallel operation of a PCS. To connect at a grid code, abnormal current, which is barred under the grid connection code, is blocked by using a coupled inductor. A design based on the capacity and current duration time of a PCS is verified through hardware implementation. Experiment results show the effectiveness of variance reduction.