기관회원 [로그인]
소속기관에서 받은 아이디, 비밀번호를 입력해 주세요.
개인회원 [로그인]

비회원 구매시 입력하신 핸드폰번호를 입력해 주세요.
본인 인증 후 구매내역을 확인하실 수 있습니다.

회원가입
서지반출
Frequency-Dependent Line Capacitance and Conductance Calculations of On-Chip Interconnects on Silicon Substrate Using Fourier cosine Series Approach
[STEP1]서지반출 형식 선택
파일형식
@
서지도구
SNS
기타
[STEP2]서지반출 정보 선택
  • 제목
  • URL
돌아가기
확인
취소
  • Frequency-Dependent Line Capacitance and Conductance Calculations of On-Chip Interconnects on Silicon Substrate Using Fourier cosine Series Approach
  • Frequency-Dependent Line Capacitance and Conductance Calculations of On-Chip Interconnects on Silicon Substrate Using Fourier cosine Series Approach
저자명
Ymeri. H.,Nauwelaers. B.,Vandenberghe. S.,Maex. K.,De Roest. D.,Stucchi. M.
간행물명
Journal of semiconductor technology and science
권/호정보
2001년|1권 4호|pp.209-215 (7 pages)
발행정보
대한전자공학회
파일정보
정기간행물|ENG|
PDF텍스트
주제분야
기타
이 논문은 한국과학기술정보연구원과 논문 연계를 통해 무료로 제공되는 원문입니다.
서지반출

기타언어초록

In this paper a method for analysis and modelling of coplanar transmission interconnect lines that are placed on top of silicon-silicon oxide substrates is presented. The potential function is expressed by series expansions in terms of solutions of the Laplace equation for each homogeneous region of layered structure. The expansion coefficients of different series are related to each other and to potentials applied to the conductors via boundary conditions. In the plane of conductors, boundary conditions are satisfied at $N_d$ discrete points with $N_d$ being equal to the number of terms in the series expansions. The resulting system of inhomogeneous linear equations is solved by matrix inversion. No iterations are required. A discussion of the calculated line admittance parameters as functions of width of conductors, thickness of the layers, and frequency is given. The interconnect capacitance and conductance per unit length results are given and compared with those obtained using full wave solutions, and good agreement have been obtained in all the cases treated